Tìm kiếm việc làm
Physical Design Engineer
-
Hồ Chí Minh
-
Nhân viên
-
Nhân viên chính thức
-
Đại học
-
3 - 5 Năm
-
Lương thỏa thuận
-
Mỹ thuật / Nghệ thuật / Thiết kế, Điện / Điện tử / Điện lạnh, Bảo trì / Sửa chữa
-
1
-
24/12/2025
-
hang.nguyentt@careerviet.vn
Phúc Lợi
- Máy tính xách tay
- Bảo hiểm
- Du Lịch
- Phụ cấp
- Chăm sóc sức khỏe
- Đào tạo
- Chế độ nghỉ phép
Mô tả công việc
1. APR / Physical Implementation
- Take customer netlists and execute the complete physical design flow from floorplanning to chip finishing (GDSII).
- Perform partitioning, placement optimization, CTS, routing, and post-route optimization.
- Solve congestion issues and balance PPA (performance, power, area).
2. STA / Timing Closure
- Run static timing analysis (STA) across multi-corner and multi-mode scenarios.
- Debug and fix setup, hold, and DRVs.
- Perform timing ECOs and work closely with RTL/logic teams.
3. Physical Verification (PV)
- Run and debug DRC, LVS, LVL, PERC, ERC checks.
- Ensure layout-to-netlist consistency.
- Handle density, antenna, and manufacturability checks.
4. Power / IR Drop / EM Analysis
- Perform IR drop and EM analysis.
- Identify weak PDN areas, voltage drops, and high resistance paths.
- Propose improvements to PDN and optimize power.
5. Automation & Customer Support
- Develop automation scripts (TCL, Perl, Shell, or Python).
- Provide technical support and communication with customers and internal teams.
- Contribute to methodology development and tool evaluation.
6. Project Quality & Collaboration
- Follow best practices and sign-off checklists.
- Track progress, identify risks, and report status.
- Mentor junior engineers when needed.
Yêu cầu công việc
- Bachelor’s or higher degree in EE/Telecom/VLSI/Microelectronics.
- Minimum 3 years’ hands-on experience in physical design (Netlist → GDSII).
- Proficient in ICC2, Innovus, PrimeTime, RedHawk/Voltus, Calibre.
- Strong STA, timing ECO, and sign-off closure skills.
- Experience in IR/EM analysis and fixing power integrity issues.
- Strong scripting (TCL, Perl, Shell, Python).
- Good English communication skills.
Nice-to-have: Advanced technology node experience (28nm, 16nm, FinFET), tape-out experience, low-power design, and leadership skills.
Other Information
Việc Làm Tương Tự